Broadcom Unveils Cutting-Edge 3.5D XDSiP Technology for Next-Generation AI Accelerators

Broadcom Introduces Revolutionary 3.5D XDSiP Technology

Broadcom has unveiled its groundbreaking 3.5D eXtreme Dimension System in Package (XDSiP) platform technology, aimed at revolutionizing the development of next-generation custom AI accelerators (XPUs). This innovative technology addresses the growing demands of generative AI models by integrating over 6000 mm² of silicon and up to 12 high bandwidth memory (HBM) stacks in a single package 1

1

2

Overcoming Moore's Law Limitations

As the computational requirements for training generative AI models continue to escalate, traditional methods like Moore's Law and process scaling are struggling to keep pace. Broadcom's 3.5D XDSiP technology emerges as a crucial solution, combining 3D silicon stacking with 2.5D packaging to achieve significant improvements in performance, efficiency, and cost 1

1

Key Features and Benefits

The 3.5D XDSiP platform introduces several groundbreaking features:

1. Face-to-Face (F2F) 3D XPU: Broadcom has developed the industry's first F2F 3.5D XPU, which directly connects the top metal layers of the top and bottom dies 2

   2

   .
2. Enhanced Interconnect Density: The F2F approach provides denser and more reliable connections compared to Face-to-Back (F2B) methods 2

   2

   .
3. Improved Power Efficiency: The technology enables high-efficiency, low-power computing for AI at scale 1

   1

   .
4. Advanced Integration: Broadcom's lead F2F 3.5D XPU integrates four compute dies, one I/O die, and six HBM modules 2

   2

   .

Related Stories

Broadcom partners with FuriosaAI on 2nm AI accelerator chip with HBM4e memory for inference

Broadcom Reveals Hyperscalers' Ambitious Plans for AI Chip Deployment, Challenging Nvidia's Dominance

Broadcom's Tomahawk 6: A Game-Changer for AI Networking

Broadcom's Jericho4 Chip: Revolutionizing AI Infrastructure with Distributed Data Center Connectivity

Collaboration with TSMC

Broadcom's 3.5D XDSiP technology leverages TSMC's cutting-edge process nodes and 2.5D CoWoS packaging technologies. This collaboration brings together TSMC's advanced logic processes and 3D chip stacking technologies with Broadcom's design expertise 1

1

2

Industry Impact and Future Prospects

Frank Ostojic, Senior Vice President and General Manager of Broadcom's ASIC Products Division, emphasizes the critical role of advanced packaging in next-generation XPU clusters. The 3.5D platform enables chip designers to optimize fabrication processes for each component while reducing interposer and package size 1

1

With more than five 3.5D products in development, a majority of Broadcom's consumer AI customers have already adopted the 3.5D XDSiP platform technology. Production shipments are scheduled to begin in February 2026, signaling a new era in AI accelerator design and performance 2

2

As the demand for AI computing power continues to grow, Broadcom's 3.5D XDSiP technology is poised to play a crucial role in shaping the future of AI hardware, enabling more efficient and powerful systems for training and deploying complex AI models.